PXI バックプレーン

Schroff - Asia Pacific の PXI バックプレーン の画像
+ / - イメージ上にマウスをホバーしてズーム
  • 12-layer structure, min. crosstalk digital to analogue section
  • 64-bit CompactPCI bus and PXI bus on the P2 plane
  • In accordance with: PXI Specification R 2.0, PICMG 2.0 R3.0 CompactPCI Core Specification, PICMG 2.1 R2.0 Hot-s
  • Utility connector for status signals
  • Intelligent platform management bus (IPMB) connectorto PICMG 2.9
  • Clock generated on the backplane; feeding in an external clock is possible, the backplane switches automatically between the two clocks
  • Outstanding high-frequency noise suppression andvery high MTBF values due to ceramic capacitors
  • Backplanes with up to 5 slots are capable of 66 MHz,6 to 8 slot backplanes are set to 33 MHz operation

    Specification:

    PXI

Select product specifications before modifying or adding to project list or requesting a quote.

Width mm
Number of Slots
 
カタログ番号 Number of slots System slot Width mm System slot Rear I/O Description Height U No. of layers
カタログ番号 Number of slots System slot Width mm System slot Rear I/O Description Height U No. of layers
5 left 100.6 right no 64-bit CompactPCI bus, PXI bus 3 12
7 left 141.0 right no 64-bit CompactPCI bus, PXI bus 3 12
8 left 162.0 right no 64-bit CompactPCI bus, PXI bus 3 12