CompactPCI PlusIO backplanes

Image for CompactPCI PlusIO backplanes from Schroff - Asia Pacific
+ / - Hover over image to Zoom
  • In accordance with: PICMG 2.0 R3.0 CompactPCI Core Specification, PICMG 2.1 R2.0 Hot-Swap Specification, PICMG 2.9 R1.0 System Management Bus Specification, PICMG 2.10 R1.0 Keying Specification, PICMG 2.30 R1.0 CompactPCI PlusIO specification, PICMG CompactPCI Serial (CPCI-S.0 R1.0) specification
  • System slot in accordance with PICMG 2.30, 32-bit CPCI bus on P1, PCIe, S-ATA, USB & Ethernet on P2
  • Full-mesh Ethernet on system slot and 2 CompactPCI Serial slots, supports 1000Base-T and 10GBase-T
  • V(I/O) can be set to 3.3 V or 5 V (preset to 5 V)
  • CompactPCI peripheral slots, 32 bit with rear I/O on P2
  • Rear I/O on the CompactPCI Serial slots available on request
  • CompactPCI Serial peripheral slots with PCIe x1, S-ATA and USB

    Specification:

    CompactPCI PlusIO

Select product specifications before modifying or adding to project list or requesting a quote.

Width mm
Number of Slots
 
Catalog Number Number of slots Width mm V I/O System slot Rear I/O Description Height U
Catalog Number Number of slots Width mm V I/O System slot Rear I/O Description Height U
3 CPCI + 2 CPCI Serial 102.2 5.0 middle yes, on CompactPCI slots 32-bit CompactPCI bus 3
4 CPCI + 4 CPCI Serial 161.3 5.0 middle yes, on CompactPCI slots 32-bit CompactPCI bus 3